PDF/SOLUTIONS^{**}

Artificial Intelligence Executive Conference

explore the power of AI to transform semiconductor design & manufacturing

AI-Enabled Digital Twins for Equipment

Patrick Pannese, PDF Solutions Aalhad Deshmukh, PDF Solutions Anton Devilliers, TEL This presentation and discussions resulting from it may include future product features or fixes, or the expected timing of future releases. This information is intended only to highlight areas of possible future development and current prioritizations. Nothing in this presentation or the discussions stemming from it are a commitment to any future release, new product features or fixes, or the timing of any releases. Actual future releases may or may not include these product features or fixes, and changes to any roadmap or timeline are at the sole discretion of PDF Solutions, Inc. and may be made without any requirement for updating. For information on current prioritizations and intended future features or fixes, contact sales@pdf.com.

PDF Solutions, Exensio, CV, Cimetrix, the PDF Solutions logo, and the Cimetrix logo are registered trademarks of PDF Solutions, Inc. or its subsidiaries. All other trademarks cited in this document are the property of their respective owners. Exensio visualizations Powered by TIBCO[®].

© 2024 PDF Solutions, Inc. or its subsidiaries. All rights reserved.

Over 200 Cimetrix Customers Including...



55K+ Equipment Installs & 150K Factory Connections!

Cutting-Edge Solutions for Semiconductor Innovation

CIMControlFramework

- Equipment control software toolkit
- Streamlines equipment integration and automation

DΣΣΡ

- Diagnostically Enhanced Equipment Protection
- Enhances equipment reliability and reduces downtime

Digital Twin "EquipmentTwin"

- Real-time digital replica for predictive maintenance and optimization
- Improves operational efficiency through datadriven insights

PDF/SOLUTIONS"

CIMControlFramework (CCF)

The Ultimate Equipment Control Toolkit

- **High-Quality Development:** Enables high-quality equipment control application development
- **SEMI Standards:** Implements all SEMI equipment automation software standards
- **Out-of-the-Box Functionality:** Provides out-of-the-box functionality for typical equipment applications
- Data Gathering: Enables data gathering to support AI/ML integration
- Health Indicators: Includes health indicators to monitor component performance and report excursions.

PDF/SOLUTIONS



Copyright PDF Solutions 2024 Copyright PDF Solutions 202 01.

DEEP - Diagnostically Σnhanced Σquipment Protection



DSSP, Diagnostically Snhanced Squipment Protection

AI/ML Powered by PDF Solutions –Industrial Hardened AI/ML •Currently in use in Tier-1 Factories •Many years experience with AI/ML •Equipment Focused AI/ML

Provides a Higher Level of Equipment Reliability and Deeper Visibility into Equipment Performance

- Ability to Check Overall Equipment Health
 - Overall Equipment Health & Characterization
 - Monitor Critical Equipment Sub-Component's Health
 - Create Golden Fingerprints for Each Sub-Component
- Predict Failures Before They Happen
 - AI/ML Monitors and Identifies When Component Health Starts to Deteriorate Over Time
 - Prevents Costly Unscheduled Tool Downtime

Enables a new flow of recurring revenue from services contracts **PDF/SOLUTIONS**[™]



Simplified DSSP Heater Example



PDF/SOLUTIONS

Value Capture **During Life Cycle Testing**

Equipment Manufacture Factory



Equipment qualification and fingerprinting dashboardsyy



• High volume data access

Independent edge box not impact tool operating system and performance



Historical storage of all equipment fingerprinting to be used/sold at



\$\]



Equipment diagnostic

for foundry/osat

Encrypted data

operating system

Secured Linux

engineer

and health dashboards





- Fingerprinting of equipment to extend equipment PM cvcles
- Equipment matching
- Move-in equipment qualification



Foundry

OSAT

- High volume data access API for building applications on the edge
- Protection for equipment proprietary data



Equipment and foundry proprietary data is encrypted and only accessible with proper credentials





Independent edge box not impact tool operating system and performance



DΣΣP, Robot ROI Use Case

Robot Use Case

- MCBF 11,000,000
 - Assuming 24/7 1 cycle/sec implies 86,400 cycles per day
 - Failure every 127 days if no PM thus schedule PM every 90 days
 - 1 Day for PM on a 300wph equipment would cost 7,200 wafers at \$3,000 per wafer implies \$21.6M per PM or 4 PMs per year or total cost of \$86.4M
- Predict Failures Before They Happen
 - Golden Robot Fingerprints Would allow less frequent PMs
 - If Increase to 120 days or 3 PMs per year Fab saves 1PM or \$21.6M





Abnormal Behavior Detection for Control Variable



Abnormal Behavior Detection for Combined CV/PV



Traditional SPC approach doesn't reflect the correlation between CV (control variable) and PV(process variable).



ML model can reflect the correlation between CV and PV, and creates a unique fingerprint of the unit, and detect abnormal behavior based on the fingerprint.

Statistical Approach vs. ML Approach



Traditional SPC approach can't provide meaningful information when the values changes in multiple operation stages.



ML model learns the changes of the values and provide boundaries based on multiple operation stages. ML can help us find complex relationships between the input features that would've been hard for an expert to do manually.

Outlier Detection using Novelty Algorithm

Time



ML model compares new data against trained model and detects abnormal behavior when (different from the fingerprint) behavior.

Advanced Fingerprinting



ML learns unique behavior and adjust boundary for outlier detection

02.

Anomaly Detection using eProbe dataset



SOLUTIONS

Design-for-Inspection [™] (DFI) system at PDF Solutions

Detect the Undetectable

- What is DFI?
- How does it work?
- Early Visibility into Potential Risks
- Production-Proven



Anomaly Detection for eProbe using Envelope approach

Envelope from two different tools at Fab

There are few existing anomaly detection algorithm for time series dataset. We will utilize Envelope approach to define the boundaries for normal traces during steady state. This is chosen given that we know ideal trace a priori as a horizontal line at y=0.

- The top right chart shows the envelops for two equipment based on the ratio of Heating Current and Emission Current.
- The bottom right chart shows the envelope from the dataset of Emission Current. (the ratio is used underneath)

Both charts show envelopes (boundaries) of the data from the different views. The result of anomaly detection will not be much different for a given specific data.

PDF/SOLUTIONS"





Anomaly Detection for eProbe using Envelope approach

Result

By using the Envelopes, abnormal situation can be detected. In the anomaly example, below the trace shows process has been terminated early. With envelop approach, we could have detected anomaly earlier.



Copyright PDF Solutions 2024

03.

Equipment Twin



SOLUTIONS

Harnessing Digital Twins for Operational Excellence

01

Virtual Model: Real-time simulation for predictive maintenance and optimization.

02

Efficiency: Explore, analyze, and optimize designs

03

Time to Market: Accelerate Development





Continuous Improvement: Ongoing monitoring and enhancement

PDF/SOLUTIONS"

04.

Equipment Twin - Demo



SOLUTIONSTM

05.

Where do AI and Semi Eclipse - TEL



SOLUTIONS

Where do Al and Semi





Why is it important to work in the digital twin space between tool makers

Scanner makers can spend an <u>infinite</u> amount of money and make a <u>perfect</u> EUV scanner and the industry will not make the required 3nm EPE specifications on the product.





When Litho was simple and the dinosaurs left footprints in the earth, K1 ruled under King Raleigh



Feature types, Pitch Range

LithoVision | 2019

Insert your company logo here

Bad old days of 2D vintage 2009-2012 RnD



Published by Micron SPIE 2015

32



Benchmarks (Q4 2012- Q1 2013) is Awesome SI Enough?







What is Pitch Quad / Pitch walking

- CD variation of core(α) cause space size variation
- Average across wafer can be easily tuned by APC
- Uniformity of pitch walking
 - All source of CD non-uniformity
 - 1. Lithography (ADI) + top mandrel etch (AEI) 'α'
 - 2. Top SPR dep/etch + Bottom MND etch ' β '
 - 3. Bottom SPR dep/etch + TiN HMO etch 'γ'
- 9% CD variation in the original ADI/AEI pattern can induce a 27% CD variation in final SAQP pattern
- Majority of problem can be solved by core uniformity

Sources of pitch walking within SAQP



Presenter / Division / Date (e.g., October 1, 2015) / Serial number

SAQP Process CD Partition

| Litho | PR Trim (H2) | SEMP-1 | Si Mandrel | Ox HMO | SiN HMO |
|---|---|---|--|--|--|
| | | | | | 2 - 1 |
| | 1 | 193 194 194 194 194 194 194 194 194 | 19.5 | 100 100 100 100 100 100 100 100 | 17.4 17.4 17.4 17.3 17.2 17.1 17.0 17.2 17.1 17.0 17.2 17.1 17.0 |
| CD: 58.7 CDU: 3.87 LER: 4.7 LWR: 4.7 | CD: 52.3 CDU: 2.2 LER: 2.6 LWR: 3.3 | CD: 26.2 CDU: 0.67 LER: 2.2 LWR: 2.3 | CD: 17.5 CDU: 1.8 LER: 1.6 LWR: 1.6 | CD: 16.5 CDU: 0.69 LER: 1.2 LWR: 1.8 | CD: 16.8 CDU: 0.68 LER: 1.2 LWR: 1.7 |



TEL

How does self aligned block work?



Etch system + Etch selectivity = Overlay Presenter / Division / Date (e.g., October 1, 2015) / Serial number

Self Aligned Block (SAB) concept



Angelique Raley Self-Aligned Blocking Integration Demonstration for Critical sub 30nm pitch Mx Level Presenter / Division / Date (e.g., October 1, 2015) / Seriar number Patterning with EUV self-aligned double patterning SPIE 2018

Self-aligned block for EPE control and mask count reduction





EPE tolerance in y-orientation = 1/4 pitch

EPE tolerance in y-orientation $= \frac{3}{4}$ pitch

- Utilize material difference in each metal track + etch selectivity to drive
 - \Box Reduction in exposure passes \rightarrow reduction in cost
 - □ Improved overlay tolerance in y-orientation

Presenter / Division / Date (e.g., October 1, 2015) / Serial number



Internal Use Only

Spacer Side + Mandrel Side Plug Tone inversion small cuts



Internal Use Only

Spacer Side + Mandrel Side Plug Tone inversion small cuts

| 1-Core Etch | 2- Spacer depo | 3- Spacer RIE | 4- Cut Litho1 | 5- Cut Litho RIE | 6- coat EB/ASH |
|-------------|----------------|---------------|---------------|------------------|----------------|
| | | | | | |

| 7-Cut 2 Litho | 8- Cut2 Litho RIE Core Pull | 9-coat EB/Ash | 10- Core Pull | 11- MHM Open | 12-Dielectric Etch |
|---------------|--------------------------------|---------------|---------------|--------------|--------------------|
| 0000 | | | | | |
| | | | AUAUAUA | | |
| 0000 | | | | | |

Complete SAB 2 cuts+ Spin on Block Tone Inversion for mandrel and non mandrel side demonstrated on silicon @50nm Pitch

Angelique Raley Self-Aligned Blocking Integration Demonstration for Critical sub 30nm pitch Mx Level Presenter / Division / Date (e.g., October 1, 2015) / Serial number Patterning with EUV self-aligned double patterning SPIE 2018



N3.2 - N3.3 - N14.7 - N22.64 (Node CD . Deck Scaling)









Industry Devices Future : What will our *devices* look like? Internal Use Only 3D



Los Angeles = 2D

- Approach → grow while squeezing things tighter
- Industry unlikely able to extend beyond 20nm FINFET pitch
- EUV + multiple patterning very expensive for manufacturing

Tokyo = 3D

- Approach → grow while building things higher
- 3D logic evolution is already here (FINFET → Nanowire → CFET)
- No need to extend beyond SAQP
- Further push-out of EUV?







Internal Use Only

Early complimentary FET for SRAM device



Vdd BLB Vss BL Vdd BL Vss BLB Vdd NFET 🥥 PFET dielectric

Simple complimentary FET SRAM

- □ nFET is stacked overtop pFET
- Nanowires allow pass and control gates to be sideby-side
- S/D bars can be "cut" to have separate connection to BL / Vss / Vdd

Presenter / Division / Date (e.g., October 1, 2015) / Serial number

□ SRAM cell size can fit within 4 total tracks @ M2



ETCH: Master ANY CD that came from a photo step with new Hardware ACDO – Used to solve Pitch Walking.

Before pitch double core CD 2.13nm

After pitch double etch 0.59nm



Master Overlay: Does Anybody have overlay bow Issues? After warp, <u>BEFORE</u> bow correction After warp, <u>AFTER</u> bow correction

Test wafer created with Bow at TTCA - poor overlay



Same wafer corrected – Awesome overlay





What would you tell yourself 15 years ago?





46





What would you tell yourself 15 years ago?

47

TEL



Other than Buy more TEL tools





What happened in the history of memory scaling:



What might happen in the future of logic scaling:



What is it ? Technology in a nutshell. All track Doubling

VS





| Ν | lask creates | 1X resolution | n copy | at 1X Pitch |
|----------------------------------|--------------|------------------------|--------|----------------|
| Printed Resist Image on Wafer | — | Resist Line X1 40nm | + | <u>2 edges</u> |
| | | | | |





Conklin / TTCA / March 7, 2023) / TTCA-ADP-230307-01

Anti-spacer "Black Arrow" Characterization ArFi

CDU & LER Baselining

Antispacer Global Trench CDU

18.0

114

15.0

| Mean Trench CD | Global Trench CDU |
|----------------|-------------------|
| (nm) | 3σ (nm) |
| 13.3 | 1.31 ± 0.11 |
| 15.6 | 1.68 ± 0.14 |
| 16.3 | 1.60 ± 0.13 |
| 20.0 | 2.09 ± 0.17 |
| 23.3 | 1.52 ± 0.13 |
| 26.9 | 1.66 ± 0.14 |

Based on 400 data points





Anti-spacer "Black Arrow" Characterization ArFi

Process windowing & initial HM transfer results



- Large CD process window achievable by variation in acid diffusion bake time and/or temperature
- Smaller CDs achievable at reduced resist film thickness



- · Resist mandrel smoothed by acid diffusion front
- Overcoat mandrel roughened by TMAH recess
- · Larger trench CD refreshes developer increasing LER





How Does DX change the game here and put litho back to the yellow room?

• ASML and TEL Eclipse our technologies together producing an all yellow room solution for double patterning and pitch splitting enabling litho based control.







Acknowledgements

I wanted to acknowledge all members of Tokyo Electron Technology Center America, LLC for their support in this work and to all the many collaborators like IBM and throughout the industry.



Thank You pdf/solutions



f FACEBOOK pdfsolutionsinc

LINKEDIN @pdf-solutions

in