PDF/SOLUTIONS

End-to-End Yield Management for Compound Semi

Steve Zamek, Dave Huntley, Jon Holt

May 2025

This presentation and discussions resulting from it may include future product features or fixes, or the expected timing of future releases. This information is intended only to highlight areas of possible future development and current prioritizations. Nothing in this presentation or the discussions stemming from it are a commitment to any future release, new product features or fixes, or the timing of any releases. Actual future releases may or may not include these product features or fixes, and changes to any roadmap or timeline are at the sole discretion of PDF Solutions, Inc. and may be made without any requirement for updating. For information on current prioritizations and intended future features or fixes, contact sales@pdf.com.

PDF Solutions, Exensio, CV, Cimetrix, the PDF Solutions logo, and the Cimetrix logo are registered trademarks of PDF Solutions, Inc. or its subsidiaries. All other trademarks cited in this document are the property of their respective owners. Exensio visualizations Powered by TIBCO[®].

© 2025 PDF Solutions, Inc. or its subsidiaries. All rights reserved.

PDF Solutions: Leading the Digital Transformation of Semiconductor Manufacturing

PDF Solutions: End-to-End Data Connectivity, Control and Analytics for Systems and Semiconductor Companies



Fab

Leading provider of comprehensive analytics solutions for semiconductor manufacturing

We collect and create data from across the supply chain. Then we use AI to enable deeper insights and rapid improvements in yield, quality and operational efficiency.









For more details: www.pdf.com

PDF Solutions overview



Data Collected in Semiconductor Manufacturing



Legend

- BIT: built-in test
- MES: manufacturing exec. sys.
- PCM: process control monitors
- WIP: work in progress
- WAT: wafer acceptance test
- RMA: returned merchandise auth

terabytes of data per day; often 15+ yr retention

PDF/SOLUTIONS^T

• Inline

Metrology

Inspection

Customer Base in Compound Semi

Select DM's with a focus on compound semi		Fab Technology			
Customer	Description*	Si	SiC	GaAs	GaN
А	In top 10 in Power IC's & modules	\checkmark	\checkmark		
В	In top 10 suppliers of RFIC	\checkmark		\checkmark	
С	In top 10 suppliers of RFIC	\checkmark		\checkmark	\checkmark
D	In top 5 suppliers of LED's	\checkmark	\checkmark	\checkmark	\checkmark
Е	In top 10 in Power IC's & modules	\checkmark	\checkmark		
F	In top 10 in Power IC's & modules	\checkmark	\checkmark		\checkmark
G	In top 3 GaN DM				\checkmark
Н	In top 10 in Power IC's & modules	\checkmark	\checkmark		
I	In top 10 in ADAS and IoT	\checkmark	\checkmark		\checkmark
J	In top pure-play foundry for SiC	\checkmark	\checkmark		
К	Niche power IC	\checkmark	fabless		

Notable customers as of 2024-E

Other technologies, (e.g. InP) omitted due to the low wafer volume

Big Data Analytics is deployed in **12 large manufacturers** IDM / Fabless / Foundry + Material Suppliers

Deployment Examples in SiC Manufacturing





Examples of End-to-End Analytics

#	Use Case
1	Defect stacking and re-binning for root-cause analysis
2	Reconstructing boule defectivity from epitaxial defects
3	Etch process parameters to metrology correlation
4	Substrate defect yield impact & Defect Kill ratio analysis
5	Die screening and ink-out maps for automotive
6	Predictive Burn-In

Applying production-proven tools for Compound Semiconductors

Boule Growth (2)Cutting Grind / Polish (1) Epitaxy (3)Wafer Frontend **Backside Process** Wafer Burn-In (6) (4)**Electrical Sort** (5) Assembly (6) Final Burn-In Final Test

1. Defect Management for Root-Cause Analysis





3. Etch Parameters to Metrology Correlation



4. Defect Yield Impact & Defect Kill ratio analysis



4. Defect Yield Impact & Defect Kill ratio analysis

 Using defect maps to predict die state (pass/fail)

Used for:

- SiC epi substrate grading
- Epi supplier benchmarking
- Substrate-product assignment



5. Die screening and ink-out maps for automotive **Boule Growth** Ink-out map for assembly **Probe-Defect Map** Cutting Grind / Polish Epitaxy Wafer Frontend **Backside Process** Wafer Burn-In **Electrical Sort** (5)Assembly

Screen-out defective die for yield and quality

PDF/SOLUTIONS^{**}

Passed Clean

Failed Clean

Passed Defective

Failed Defective

Final Burn-In

Final Test

Under the Hood: Big Data Platform



© 2025 PDF Solutions, Inc. or its subsidiaries 16

Under the Hood: Full Traceability







Final Notes

- Compound Semi industry is decades behind CMOS in maturity
- But progress can be accelerated

using data analytics

Take your next step

Market Size



Thank You

PDF/SOLUTIONSTM





s pdfsolutionsinc

Ŧ

Ø

pdfs.inc





pdf_solutions

pdfs_cn