

> REPLACE THIS LINE WITH YOUR MANUSCRIPT ID NUMBER (DOUBLE-CLICK HERE TO EDIT) <

# Impact of the Gate and Fin Space Variation on Stress Modulation and FinFET Transistor Performance

Angelo Rossoni, Member IEEE, Tomasz Brozek, Senior Member IEEE,  
Zsolt M. Kovacs-Vajna, Senior Member IEEE

**Abstract** — Device scaling in advanced CMOS nodes is becoming more difficult due to patterning limitations and complex 3-D transistor integration schemes. This also makes the devices more sensitive to patterning variability. The presented study investigates the impact of poly pitch and fin pitch variability on stress-induced performance variation in 7nm FinFET transistors. Variations in critical dimension (CD) during patterning can alter fin width and spacing, leading to changes in device characteristics. We evaluated device sensitivity using a comprehensive set of test structures and performed TCAD simulations to model the effects. The results confirm that both NMOS and PMOS devices are sensitive to poly spacing, NMOS devices exhibit up to a 13% degradation in drive current, whereas PMOS devices show -11% to +7% variation in drive current, and inter-fin spacing. The dominant mechanism behind these effects is stress modulation, particularly due to changes in the volume and shape of epitaxially grown source/drain regions. These findings highlight the critical role of mechanical stress in FinFET performance and underscore the importance of pitch control to minimize variability and optimize device parametric targets.

**Keywords**— *FinFET, 7nm technology, TCAD, Poly pitch, Fin pitch, Mechanical stress, Transistor performance*

## I. INTRODUCTION

Although traditional semiconductor device scaling is slowing down, dimensional reduction remains essential when transitioning to new advanced technology nodes. Scaling entails not only shrinking the physical dimensions of device components but also reducing the spacing between them. This evolution introduces critical challenges, particularly concerning the behavior of mechanical stress within the device structures. A key consideration is whether stress scales proportionally with geometry and how such changes influence device performance, especially in the context of patterning.

In FinFET technology, scaling involves modifications to both fin height and fin pitch (defined as the sum of fin width and inter-fin spacing), as well as gate length and poly pitch.

Variations in critical dimension (CD) during the patterning process can lead to changes in width and spacing. With spacer-assisted patterning – currently the dominant technique – fin width and gate length exhibit significantly lower variability compared to their corresponding spacing.

Modern FinFET devices employ multiple performance boosters, among them the “stressors” – architectural elements which can change the stress in the transistor channel. The most common approach is to use stress-introducing material in Source/Drain regions. In such cases, variations in fin and gate spacing alter the stress distribution in the channel region, which in turn modulates carrier mobility and leads to shifts in drive current [1].

This stress–mobility–performance relationship is particularly pronounced when using materials like SiGe for the S/D regions. Due to its larger lattice constant compared to silicon, SiGe introduces compressive stress when epitaxially grown in place of Si, enhancing hole mobility in p-type devices but also increasing sensitivity to geometric variation.

In this study, we designed a comprehensive set of test structures to electrically characterize the impact of gate and fin pitch variability. While our analysis focuses on stress variation as a primary contributor to performance variability, we acknowledge that other factors - such as fin profile or contact area and resistance - can also influence device behavior. These effects are either minimized by our test methodology or considered to have a much smaller impact.

Consequently, our analysis focuses on understanding the contribution of stress modulated effects to transistor performance sensitivity to pitch scaling. This work is a major expansion of an initial study on fin space impact, presented earlier at the Int. Conf on IC Design and Technology, 2025 [2].

In the course of this paper, we will describe the methodology, starting with explanation of experimental details – test structures and measurements, followed by description of the simulation framework used for transistor stress and performance modeling. The subsequent sections will show combined results – experimental data and simulation – for poly space and fin space dependence, explaining how stress modulation impacts device performance. The final discussion will be dedicated to a special case of the so-called Spacer-Assisted Quadrupole Patterning, an advanced technique applied

This paragraph of the first footnote will contain the date on which you submitted your paper for review, which is populated by IEEE.


Corresponding author: *Angelo Rossoni*.

Angelo Rossoni and Tomasz Brozek are with PDF Solutions, Santa Clara, CA, USA (first author's email: [angelo.rossoni@pdf.com](mailto:angelo.rossoni@pdf.com)),

Angelo Rossoni and Zsolt M. Kovacs-Vajna are with University of Brescia, Department of Information Engineering, Brescia, Italy.

Color versions of one or more of the figures in this article are available online at <http://ieeexplore.ieee.org>

> REPLACE THIS LINE WITH YOUR MANUSCRIPT ID NUMBER (DOUBLE-CLICK HERE TO EDIT) <



**Fig. 1** Layout and model parameters of the test structure and the area simulated by the model (dashed), showing Fin, Diffusion, Poly, Trench Contacts and Vias.

to fin patterning, which often leads to interesting pitch walking effects.

While stress–mobility interactions in FinFETs have been widely studied, prior work mainly addressed nominal geometries and global strain techniques. Our study expands previous learnings by quantifying layout-induced variability from poly and fin pitch changes in 7 nm technology.

## II. TEST STRUCTURES AND MEASUREMENTS

The test structures used in this study were designed using design rules for a typical 7nm foundry technology. To quantify the impact of gate and fin patterning on device performance, a special set of dedicated test structures were designed. The layout Design-of-Experiment (DoE) was built for 2-fin and 4-fin NFET and PFET devices, and major DoE factors were: poly pitch, which was systematically varied by up to  $\pm 7\%$ , and the fin pitch which was varied by up to  $\pm 10\%$ . Each structure was implemented within a controlled layout experiment, enabling the isolation of a single factor of the experiment.

Fig. 1 illustrates the layout of the transistors used in this study, highlighting variations in both fin pitch and poly pitch.

The test structures were incorporated into a larger Characterization Vehicle (CV®) test block, developed by PDF Solutions for advanced technology characterization [3]. Each Device Under Test (DUT) was replicated eight times within a compact area to minimize sensitivity to intra-die process gradients and to ensure statistically robust measurements.

Electrical measurements were performed with a parametric tester at room temperature (25 °C), capturing I–V characteristics in both the linear and saturation regimes. Key device parameters, including threshold voltage and drive current, were extracted for each transistor.

To accurately separate intrinsic channel characteristics (mobility) from parasitic components, such as series resistance, a robust de-embedding methodology is required. The measured peak transconductance ( $g_m$ ) is, in fact, strongly dependent on  $R_{ext}$  via the relation  $g_m = g_{mi} / (1 + g_{mi} \cdot R_{ext})$  [4].

To perform the de-embedding, we applied the Y-Function method described in [5], defined as  $Y \equiv I_d / \sqrt{g_m}$  in linear regime ( $V_{ds} = 0.05$  V). In strong inversion, the linear relationship between  $Y$  and  $V_g$  enables a robust extraction of the intrinsic threshold voltage ( $V_t$ ) from the x-intercept and a mobility-

TABLE I. TYPICAL PARAMETERS OF 7NM FINFET TECHNOLOGY

Parameter	Value
Fin Pitch	30 nm
Fin width	6 nm
Fin height	40 nm
Gate length	16 nm
Poly pitch	56 nm
Number of fins	2 and 4 fins
Gate fill	Tungsten

related slope ( $m$ ). Since  $m \propto \sqrt{\mu_{eff}}$ , we utilize  $m^2$  as a proxy for intrinsic mobility. Finally, the external parasitic resistance ( $R_{ext}$ ) is determined from the y-intercept of the total resistance ( $R_{tot} = V_{ds}/I_d$ ) plotted against  $1/(V_{gs}-V_t)$ .

This analysis confirms that  $R_{ext}$  is a significant component, accounting for about 40% of the measured  $R_{tot}$ , in agreement with published literature for this node [6].


To isolate stress-induced mobility effects from  $V_t$  shifts, we adopted a constant-overdrive extraction method. Drive current  $I_d$  was measured at a fixed gate overdrive voltage ( $V_{ov} = V_{gs} - V_t = 0.3$  V), using the  $V_t$  extracted via Y-Function method. This approach is widely used in advanced CMOS characterization and variability studies [7].

## III. TECHNOLOGY AND SIMULATION SETUP


Process and device simulations were carried out using the Synopsys Sentaurus TCAD 3D tool (version U-2022.12), employing a FinFET device model representative of a generic 7 nm foundry FinFET technology node and process assumptions. The key simulation parameters for the 7 nm silicon FinFET technology are summarized in Table I. The process simulator includes key fabrication steps—fin patterning, epitaxial source/drain growth, and contact formation—while tracking thermal history to capture stress evolution. Stress computation accounts for lattice mismatch in epitaxial regions and thermal expansion differences during tungsten fill. Electrical behavior was modeled by linking stress-induced mobility variations to drive current changes. Calibration was achieved using nominal reference structures and experimental data from dedicated test structures, ensuring consistency between simulated and measured performance trends. Details were described in [3].

In this technology, Sidewall-Assisted Double Patterning (SADP) is employed for gate definition [8,9], while Sidewall-Assisted Quadruple Patterning (SAQP) is used for fin patterning [10-11]. Both are standard techniques widely adopted by leading FinFET manufacturers due to their superior CD uniformity and low line edge roughness (LER). However, while the feature CD remains tightly controlled, the spacing between features is more prone to variability, primarily due to

> REPLACE THIS LINE WITH YOUR MANUSCRIPT ID NUMBER (DOUBLE-CLICK HERE TO EDIT) <



**Fig. 2** Simulated 3D structure (showing silicon, gate spacer, and silicon trench insulator oxide only) of devices with different poly space and the relative epitaxial growth shape



**Fig. 3** Simulated 3D structure (showing silicon, gate spacer, and silicon trench insulator oxide only) of devices with different fin pitches and the relative epitaxial growth shape

process-induced deviations in mandrel lithographic CD control. This variability in spacing is a key contributor to stress-induced performance changes in scaled devices.

The simulation model incorporates the major fabrication steps, from fin patterning through source/drain/gate (S/D/G) contact formation, while also tracking the thermal history across critical process stages.


To accurately model the epitaxial growth of the source/drain regions, the simulation includes an atomistic Lattice Kinetic Monte Carlo (LKMC) module [12]. This module enables high-fidelity modeling of the epitaxial deposition process, which is crucial for this study, as the poly and inter-fin spacing directly influences the volume and morphology of the grown material, and consequently, the stress state in the active regions.

Figs. 2-3 present the resulting 3D structures generated by the TCAD model, illustrating devices with varying poly pitches and fin pitches, respectively. These figures demonstrate how epitaxial growth differs in two-fin devices under different layout conditions. In both scenarios, the volume of the epitaxially grown source and drain regions changes, directly influencing the mechanical stress induced in the device channel. In the case of varying fin pitch (Fig. 3), the change not only

affects the volume but also alters the morphology of the stressors. As the fin pitch increases, the epitaxial regions tend to separate, transitioning from a merged to a more isolated diamond-like shape. This separation modifies both the magnitude and profile of the stress within the channel.

In this study, we simulated the mechanical stress profiles in the transistor channel as functions of both poly pitch and fin pitch. The resulting stress data were then used to model the impact on carrier mobility, thereby linking layout-induced stress modulation to variations in transistor performance. To protect the confidentiality of the particular foundry silicon process and the raw measurement data, we use normalized representative of typical data for performance modulation. The percentage difference is a common way of expressing performance degradation and a gap to the model.

Fig. 4 shows the simulated stress distribution at the channel center. The left panel presents the longitudinal stress profile across the fin cross-section, while the right panel plots the



**Fig. 4.** Simulated stress profiles at the channel center in NMOS devices. Left: fin cross-section showing longitudinal stress distribution. Right: plot of vertical and longitudinal stress along the dashed section on the left for different poly pitches.

> REPLACE THIS LINE WITH YOUR MANUSCRIPT ID NUMBER (DOUBLE-CLICK HERE TO EDIT) <




Fig.5 Experimental data and simulation of drain current change in linear region (@V<sub>sd</sub>=0.05V) as a function of poly space for 2-fin PMOS devices




Fig.7 Experimental data and simulation of drain current change in linear region (@V<sub>ds</sub>=0.05V) as a function of poly space for 2-fin NMOS devices

vertical and longitudinal stress components along the indicated section for different poly pitch values. Because stress along the fin can exhibit complex local variations, as evident in Fig.4, this work reports stress values as averages integrated over the entire channel region.

#### IV. POLY PITCH EFFECT ANALYSIS

In SADP patterning, the poly CD is primarily determined by the spacer formed through a highly controlled Atomic Layer Deposition process on a backbone mandrel. However, variations in the mandrel CD introduced during lithography affect the spacing between adjacent poly lines. Therefore, this analysis focuses on changes in poly space rather than poly CD.

In advanced FinFET CMOS technologies, the source and drain regions of PMOS and NMOS transistors are grown epitaxially in a recessed cavity of the fin, between gate poly-Si lines. PMOS uses boron-doped SiGe while NMOS gets phosphorus doped Si. Since those process operations are performed in sequence, they can be optimized independently to meet distinct performance targets. Variations in the geometry or volume of these stressor regions modulate the stress level in the channel, thereby influencing carrier mobility and overall device performance.

We used constant-overdrive biasing to isolate mobility-

driven effects from threshold variations. Since the Y-function extraction shows  $\Delta V_t \leq 10\text{--}20\text{ mV}$  among devices, as shown in Fig.9, sampling at fixed V<sub>gs</sub> or at fixed V<sub>ov</sub> yields practically the same sensitivity. We report results at V<sub>ov</sub> = 0.3 V, and we verified that trends are unchanged at V<sub>ov</sub> = 0.2 V.

##### A. PMOS FinFET devices

Fig.5 illustrates the change in PMOS drain current in the linear region as a function of the poly space variation. The plot displays both the simulated electrical performance (open circles marked "Sim") and the measured electrical results on silicon (closed circles marked "Data"). As the poly spacing increases, PMOS performance improves linearly, showing a total change between -11% and +7% for a -8%/+6% change in poly spacing. This trend is expected, as a wider poly space increases the proportion of the SiGe-stressed region relative to the silicon channel, thereby enhancing hole mobility. This is further confirmed with simulation. Fig.6 shows the simulated variation of the three components of stress on the PMOS channel. The transversal and vertical components do not significantly change with the poly space, because the transversal cross-section of the stressors does not undergo substantial deformations. However, while Ge concentration remains constant, the volume of the SiGe source/drain stressor increases with poly spacing, inducing an increase in longitudinal stress and a resulting




Fig.6 Simulated magnitude of stress components change as a function of the gate space for 2-fin PMOS transistor (reference device corresponds to the nominal poly space).





Fig.8 Simulated magnitude of stress components change as a function of the gate space for 2-fin NMOS transistor (reference device corresponds to the nominal poly space).

> REPLACE THIS LINE WITH YOUR MANUSCRIPT ID NUMBER (DOUBLE-CLICK HERE TO EDIT) <



**Fig.9** Normalized Id-Vgs characteristics for 2-fin PMOS (left) and NMOS (right) devices. Log-scale plots show negligible  $V_t$  shift (about 10mV for NMOS and 20mV for PMOS, as extracted). Linear-scale plots, showing clear modulation of channel slope (mobility). Current values are normalized to the max value of NMOS Id ( $V_{gs}=V_{DD}$ ;  $V_{ds}=50\text{mV}$ )

performance improvement. Normalized Id-Vgs data is presented in Fig. 9. The log-scale plot confirms that the  $V_t$  shift induced by poly space variation is limited to  $\sim 20\text{mV}$  for PMOS. The modulation of the S/D volume impacts both intrinsic mobility and parasitic resistance. Our de-embedded analysis described in Section II confirms that Rext varies significantly (Fig.10 top, up to +30% for PMOS), and the intrinsic mobility proxy (Fig. 10 bottom) shows a clear positive trend (from -23% to +11%), confirming that the performance gain is driven by stress-enhanced mobility.


### B. NMOS FinFET devices

Fig.7 illustrates the change in NMOS drain current in the linear region as a function of the poly space. The performance gradually increases with larger poly space, but the sublinear behavior suggests a more complex stress interaction when compared to the PMOS case. The performance change is between -13% and +5% for a -8%/+6% change in poly space.

The analysis of stress components is shown in Fig.8. The longitudinal component, and to a lesser extent, the vertical component, increase linearly with the poly space. The overall effect on mobility is dominated by the longitudinal component, linearly enhancing device performance. In contrast, despite the vertical component having a more contained variation, it has a more pronounced effect on electron mobility [1], inducing a sublinear trend in the current, as shown in Fig.7.

Fig.9 (log scale) shows that the threshold voltage shift is minimal (the extracted value is  $\sim 11\text{mV}$  for NMOS), so  $V_t$  variation is not the main contributor. In contrast, the linear-scale plot reveals a clear change in the slope of the Id-Vgs curve, pointing to mobility as the dominant factor.

We analyzed the impact of various factors contributing to the change in characteristics and summarized the result in Fig.10. The top panel shows the contribution of the parasitic resistance (Rext), which changes significantly (due to S/D volume change), up to +18% for NMOS. The bottom panel isolates the intrinsic effect: the mobility proxy parameter ( $m^2$ ) follows its own trend, from -23% to +2%, independent of Rext.



**Fig. 10.** (Top) Percent variation of extracted parasitic resistance ( $\Delta R_{ext} \%$ ) and (Bottom) percent variation of intrinsic mobility proxy ( $\Delta m^2 \%$ ) as a function of  $\Delta$ Poly Space for NMOS and PMOS devices, from the Y-Function de-embedding.

These findings demonstrate that, even after accounting for Rext variation, the main mechanism behind the performance trend in Fig.7 is the modulation of intrinsic channel mobility, consistent with the stress patterns predicted in Fig.8.


Since compressive stress degrades electron mobility, SiGe is not used for NMOS source/drain regions. Instead, NMOS devices typically utilize silicon epitaxy, which introduces minimal stress and maintains favorable electron transport characteristics. Consequently, the causes of stress variations must be sought in a different process step other than epitaxial S/D growth.

In NMOS devices, stress modulation is primarily driven by tungsten contact deposition rather than S/D epitaxy. To capture this effect, the TCAD model includes a thermo-mechanical simulation step after tungsten fill, assuming deposition at  $450^\circ\text{C}$  followed by cooling to  $25^\circ\text{C}$ . The stress tensor is computed based on the thermal expansion mismatch between tungsten and silicon, using linear elastic constants for both materials. Poly pitch variation alters the contact area between tungsten and silicon, which changes the magnitude of tensile stress transferred to the channel.


In contrast, for PMOS devices, the stress impact from tungsten is relatively minor compared to the dominant influence of SiGe-induced stress. This tungsten-induced stress mechanism was previously demonstrated and exploited in early planar Replacement Metal Gate (RMG) technology to enhance NMOS performance [13]. Residual tensile stress from tungsten fill was previously reported to modulate channel strain in FinFETs [14-15].

The observed changes in drive current are very significant for both NMOS and PMOS. In order to avoid high variability

> REPLACE THIS LINE WITH YOUR MANUSCRIPT ID NUMBER (DOUBLE-CLICK HERE TO EDIT) <



**Fig.11** Experimental data and simulation of drain current change in linear region (@ $V_{ds}=0.05V$ ) as a function of fin space for 2-fin NMOS devices



**Fig.13** Experimental data and simulation of drain current change in linear region (@ $V_{ds}=0.05V$ ) as a function of fin space for 2-fin PMOS devices

of devices and negative impact on product performance, the process control needs to ensure low variability of the poly pitch.

### V. FIN PITCH EFFECT ANALYSIS

Variations in fin space cause changes in the volume of epitaxial growth, but unlike the case of poly space, there is also a significant variation in its shape, as shown in Fig.3. This can cause a modification of the stress profiles in the device channel, therefore, it is important to analyze all three stress components to understand their combined effect on performance.

#### A. NMOS FinFET devices

Fig.11 illustrates the variation in NMOS drain current in the linear regime as a function of fin pitch (Fp). The plot includes both simulated electrical performance (open circles labeled "Sim") and measured silicon data (closed circles labeled "Data").

The experimental results show a linear dependence of the NMOS drive current within a  $\pm 10\%$  variation in Fp, corresponding to approximately a 2% change in current. The simulation results extend this linear trend to a broader range of  $\pm 20\%$ , confirming the consistency of the observed behavior.


To confirm this trend is intrinsic, we applied the same de-embedding methodology described in Section II. The

analysis revealed that, unlike the poly pitch case, the variation in parasitic resistance ( $R_{ext}$ ) as a function of Fin Pitch was negligible (less than 2%). The intrinsic mobility proxy ( $m^2$ ), however, was found to track the measured Id trend (Fig. 11) almost perfectly. This robustly confirms the performance change is driven by mobility modulation, not parasitic artifacts.


Fig.12 presents the simulated stress components in the NMOS FinFET channel as a function of fin pitch. As Fp increases beyond the nominal value, the volume of the epitaxially grown stressor regions also increases, resulting in a gradual increase in longitudinal compressive stress. The other stress components exhibit negligible influence on carrier mobility in this regime. Conversely, when Fp is reduced below the nominal value, the source and drain epitaxial regions merge (as shown in Fig.3, top-left), inducing a significant vertical compressive stress component, which has a dominant impact on electron mobility [1].

Simulations show that the transverse stress component has little influence on carrier mobility. However, the longitudinal and vertical components affect mobility in opposite way, partially offsetting each other's impact. Overall, the stress-induced impact on NMOS performance manifests as a gradual degradation in drive current with increasing fin pitch.

The agreement between simulation and experimental data




**Fig.12** Simulated magnitude of stress components change as a function of the fin pitch for 2-fin NMOS transistor (reference device corresponds to the nominal fin pitch).



**Fig.14** Simulated magnitude of stress components change as a function of the fin pitch for 2-fin PMOS transistor (reference device corresponds to the nominal fin pitch).

> REPLACE THIS LINE WITH YOUR MANUSCRIPT ID NUMBER (DOUBLE-CLICK HERE TO EDIT) <



**Fig.15** (a) SAQP pattern propagation sequence, from the top: Mandrel lithography (purple) with CD variability ( $x$ ), first spacer deposition (green), second spacer deposition (blue), final Fin placement (violet); (b) sketch of fins showing variability of inter-fin space (fin “pitch walking”) as shown in [10]

confirms that the observed degradation in transistor performance is primarily driven by stress variation resulting from the increase in inter-fin spacing.


### B. PMOS FinFET devices

PMOS FinFETs benefit from enhanced performance due to longitudinal compressive stress introduced by SiGe source/drain stressors. However, variations in the geometry or volume of these stressors - driven by changes in fin pitch ( $F_p$ ) - can significantly alter the stress distribution, making PMOS devices more susceptible to such variations than their NMOS counterparts. Fig. 15 presents both experimental and simulated data showing a monotonic degradation in PMOS drain current (in the linear regime) with increasing  $F_p$ . A  $\pm 10\%$  variation in  $F_p$  results in an approximate  $\pm 1\%$  change in current.

Fig. 14 illustrates the simulated stress components within the PMOS channel as a function of  $F_p$ . For positive  $F_p$  deviations, vertical compressive stress increases, which tends to enhance carrier mobility; however, this benefit is offset by a reduction in longitudinal compressive stress. Conversely, for negative  $F_p$  deviations, longitudinal stress becomes negligible, and the vertical and transverse components dominate, with the vertical component exerting a slightly stronger influence on mobility. The use of SiGe in PMOS amplifies stress-induced performance variations by nearly an order of magnitude compared to NMOS devices, which typically use Si S/D. Although vertical stress exhibits greater variation than longitudinal stress, it does not solely govern the mobility response.

Consequently, PMOS devices exhibit a reduced sensitivity to inter-fin spacing variations relative to NMOS devices. The strong correlation between simulation and experimental results confirms that the observed performance trends are primarily driven by stress modulation induced by fin pitch variation.

Table II summarizes the impact of variations in fin pitch and poly pitch on the linear drain current of NMOS and PMOS FinFET devices. The table presents the percentage change in



**Fig.16** Positions in the sea of fins of a 4-fins device relative to the mandrel (left); Simulated cross section across the channel of 4-fins PMOS (right) with in blue the longitudinal compressive stress, for the three possible cases 1, 2, and 3

current for each device type under specified pitch variation ranges. This table highlights that PMOS devices are more sensitive to poly pitch, while NMOS devices show greater sensitivity to fin pitch, though the overall variation is modest in both cases.

## VI. SPACER-ASSISTED QUADRUPLE PATTERNING

The most common fin patterning technique employed in advanced FinFET technology nodes is the Sidewall-Assisted Quadruple Patterning (or Self-Aligned Quadruple Patterning) (SAQP) [16]. Fig.15a illustrates the SAQP principle and highlights the impact of mandrel critical dimension (CD) variability (denoted by  $x$ , exaggerated for illustration purposes). A sketch of the cross-sectional view of the fins in Fig.15b shows the resulting variation in fin-to-fin spacing caused by mandrel CD errors.

Mandrel width variability leads to a phenomenon known as fin pitch walking, wherein the spacing between adjacent fins changes while the total width across four consecutive pitches remains constant, as schematically shown in Fig.15b. Understanding the impact of pitch walking on device performance is essential for evaluating stress-induced performance changes in scaled technologies.

The sensitivity of 2-fin and 4-fin devices, (typical device

TABLE II. FIN AND POLY PITCH IMPACT ON LINEAR DRAIN CURRENT

Experiment	Pitch change	NMOS	PMOS
Fin Pitch	-7%	+2%	+1%
	+7%	-2 %	-1%
Poly Pitch	-8%	-13%	-11%
	+6%	+5%	+7%

> REPLACE THIS LINE WITH YOUR MANUSCRIPT ID NUMBER (DOUBLE-CLICK HERE TO EDIT) <




Fig.17 Experimental data of the linear drain current change as a function of Fin Pitch for 4-fin PMOS positioned in cases 2 and 3

sizes in 7 nm standard cell libraries) to pitch walking can vary significantly. In 2-fin devices, modulation is related to a single inter-fin space, as previously discussed in the context of variable fin pitch. In contrast, 4-fin devices may exhibit more complex behavior depending on their placement within the originally patterned fin array.

Fig.15 defines three pitch-walk parameters of interest (spaces A, B, and C), which are directly influenced by lithographic precision in mandrel width. The error in mandrel CD ( $x$ ) introduces a mismatch between spaces A and C, as shown in the schematic and also shown in the cross-sectional view in Fig.15b.

By design, single-fin devices are immune to fin pitch walking. In 3-fin devices, only one inter-fin space is affected, rendering them relatively insensitive. However, the impact on 4-fin devices depends on their alignment relative to the SAQP mandrel, which defines their location within the uniform array of fins. Fig.16 illustrates three possible placements of a 4-fin device within the fin array. In the nominal case, all fin spaces are equal.

Based on the 2-fin model, closer fin proximity enhances epitaxial growth efficiency, thereby improving device performance. Consequently, Cases 1 and 3 exhibit monotonic but opposite performance trends due to mandrel-induced variations affecting the central fin spacing in opposite directions (refer to formulas in Fig.15). Case 2, by contrast, exhibits a parabolic response, as the lithographic error  $x$  symmetrically affects two fin spaces within the device.

Fig.17 presents the performance variation of a 4-fin PMOS device as a function of mandrel width error for Cases 2 and 3. The results confirm the analytical predictions, demonstrating that Case 3 is inherently less sensitive to fin pitch walking due to its symmetrical layout configuration.

## VII. APPLICABILITY TO GATE-ALL-AROUND DEVICES

The methodology presented in this work is expected to remain applicable to next-generation Gate-All-Around (GAA) nanosheet transistors; however, the underlying model parameters will require extensive recalibration. This is primarily due to fundamental structural and process differences

between bulk-type FinFETs and GAA architectures [17]. In FinFET devices, the fin is a continuous extension of the substrate, resulting in a rigid monocrystalline structure, in which the lattice deformation in one region propagates elastically to the channel. In contrast, GAA devices employ multiple nanosheets that become separate crystal entities during the release process, resulting in rather complex strain coupling between nanosheets, interlayered with dielectric and metal fill.

Furthermore, the amount of longitudinal stress generated in the channel can be quite different in FinFET and in GAA nanosheet devices. In FinFETs, stress modulation is achieved by fin etch-back followed by epitaxial regrowth with materials of slightly different lattice constants, preserving a monocrystalline structure and enabling effective strain engineering. In GAA devices, source/drain regions form as separate epitaxial nodules that merge within the cavity, creating numerous crystal plane boundaries and dislocations. This reduces the strain contribution from lattice mismatch and makes stress highly dependent on the final crystal structure, dislocation density, and thermal history. Consequently, the amount of stress experienced by each nanosheet within the same device can vary, influenced by nanosheet dimensions, spacing, inter-sheet materials, and process conditions.

Accurate modeling for GAA devices will therefore require new formulations and detailed calibration against experimental data to capture these effects.

## CONCLUSIONS

This study systematically investigated the impact of poly and fin pitch variations on mechanical stress modulation and electrical performance in 7nm FinFET devices. Through a combination of silicon measurements and TCAD simulations, we demonstrated that both NMOS and PMOS transistors exhibit sensitivity to layout-induced pitch changes, though the underlying mechanisms and magnitudes differ.

Poly pitch variations were found to significantly influence the volume of epitaxially grown source/drain regions, thereby modulating channel stress. PMOS devices, which utilize compressively stressed SiGe, showed a linear improvement in drive current with increasing poly space, reaching up to -11%/+7% variation. NMOS devices, in contrast, exhibited a more complex, sublinear response due to the interplay of longitudinal and vertical stress components, with performance changes ranging from -13% to +5%. A rigorous Y-Function de-embedding confirmed that while parasitic resistance varies significantly with poly pitch, the dominant driver for this performance change is the modulation of intrinsic channel mobility, not parasitic artifacts. The observed changes are significant enough to impact the performance of a product. Therefore, the poly-to-poly space needs to be controlled in a very tight manner.

The magnitude of the effects observed in our work are consistent with reported sensitivity ranges in studies from the industry, where local layout effects and process variability can

> REPLACE THIS LINE WITH YOUR MANUSCRIPT ID NUMBER (DOUBLE-CLICK HERE TO EDIT) <

induce 5–20% performance shifts in advanced FinFET nodes [18].

Fin pitch variations also affected stress profiles, particularly through changes in epitaxial morphology. NMOS devices showed a modest  $\pm 2\%$  current variation for  $\pm 7\%$  fin pitch changes, while PMOS devices were less sensitive, with only  $\pm 1\%$  variation. These effects were further compounded in multi-fin configurations due to pitch walking, a phenomenon inherent to SAQP-based patterning.

Overall, the results underscore the critical role of mechanical stress in determining FinFET performance and highlight the importance of precise pitch control in advanced CMOS technology nodes. The strong correlation between experimental data and simulation validates the modeling approach and provides a robust framework for future design and process optimization.

#### ACKNOWLEDGEMENTS

The authors would like to thank the CV Design, Test, and Characterization teams at PDF Solutions for their help to generate and collect the data used in this work.

PDF Solutions' affiliated authors also appreciate the managerial support of Michael Yu, Howard Read, and PK Mozumder.

#### REFERENCES

- [1] W. T. Chiang, J. W. Pan, P. W. Liu, C. H. Tsai, C. T. Tsai, and G. H. Ma, "Strain Effects of Si and SiGe Channel on (100) and (110) Si Surfaces for Advanced CMOS Applications," in 2007 Int. Symp. on VLSI Tech., Systems and Apps (VLSI-TSA), Hsinchu, IEEE, 2007, pp. 1–2.
- [2] A. Rossoni, T. Brozek, S. Saxena, R. Khamankar and Z. M. Kovacs-Vajna, "Impact of the Inter-Fin Space on Stress Modulation and FinFET Transistor Performance," 2025 International Conference on IC Design and Technology (ICIDT), Lecce, Italy, 2025, pp. 161-164, doi: 10.1109/ICIDT65192.2025.11078040.
- [3] A. Rossoni, T. Brozek, S. Saxena, R. Khamankar, L. Colalongo and Z. M. Kovacs-Vajna, "Stress-related Local Layout Effects in FinFET Technology and Device Design Sensitivity," in *IEEE Transactions on Semiconductor Manufacturing*, vol. 38, no. 2, pp. 117-125, Feb. 2025, doi: 10.1109/TSM.2025.3540267.
- [4] S. Y. Chou and D. A. Antoniadis, "Relationship between measured and intrinsic transconductances of FET's," in *IEEE Transactions on Electron Devices*, 1987, doi: 10.1109/T-ED.1987.22942.
- [5] Ghibaud, G., "New Method for the Extraction of MOSFET Parameters," in *Electronics Letters*, vol. 24, no. 9, pp. 543-545, Apr. 1988, doi: 10.1049/el:19880369.
- [6] A. T. T. D. K. Huynh-Bao et al., "A Predictive 3-D Source/Drain Resistance Compact Model and the Impact on 7-nm and Scaled FinFETs," *IEEE Trans. Electron. Devices*, vol. 67, no. 6, pp. 2465-2471, June 2020, doi: 10.1109/TED.2020.2989945.
- [7] Y. -C. Eng et al., "Significance of Overdrive Voltage in the Analysis of Short-Channel Behaviors of n-FinFET Devices," in *IEEE Journal of the Electron Devices Society*, vol. 10, pp. 281-288, 2022, doi: 10.1109/JEDS.2022.3160881.
- [8] X. Guo, X. Dong, S. Yao, Z. Gan, W. Wang, Z. Yang, E. Chong, Q. Li, Z. Mao, L. Zhang, R. Li, and Y. Zhang, "Photolithography solutions for fabrication of Fin and Poly-gate in 14nm FinFET devices," 2015 China Semiconductor Technology International Conference, Shanghai, China, 2015, pp. 1-3, doi: 10.1109/CSTIC.2015.7153353.
- [9] X. Li and C. Liu, "The alignment performance study for the gate layer in FinFet processes," 2016 China Semiconductor Technology International Conference (CSTIC), Shanghai, China, 2016, pp. 1-3, doi: 10.1109/CSTIC.2016.7463978.
- [10] S. Baudot, S. Guissi, A. P. Milenin, J. Ervin and T. Schram, "N7 FinFET Self-Aligned Quadruple Patterning Modeling," 2018 International Conference on Simulation of Semiconductor Processes and Devices (SISPAD), Austin, TX, USA, 2018, pp. 344-347, doi: 10.1109/SISPAD.2018.8551646.
- [11] I. Seshadri, E. Miller, J. Church, A. Chu, J. Zhang, A. Greene, J. Frougier, T. Li, Y. Cabrera, G. Kenath, M. Burkhardt, S. Skordas, L. Meli, and N. Felix, "Scaling opportunities for Gate-All-Around: A patterning perspective," 2023 International Electron Devices Meeting (IEDM), San Francisco, CA, USA, 2023, pp. 1-4, doi: 10.1109/IEDM45741.2023.10413878.
- [12] R. Akis and D. K. Ferry, "Kinetic lattice Monte Carlo simulations of silicon and germanium epitaxial growth on the silicon (100) surface," in *IEEE Transactions on Nanotechnology*, vol. 4, no. 3, pp. 345-348, May 2005, doi: 10.1109/TNANO.2005.846926.
- [13] C. Auth et al., "A 22nm high performance and low-power CMOS technology featuring fully-depleted tri-gate transistors, self-aligned contacts and high density MIM capacitors," 2012 Symposium on VLSI Technology (VLSIT), Honolulu, HI, USA, 2012, pp. 131-132, doi: 10.1109/VLSIT.2012.6242496.
- [14] A. Paul, A. Bello, V. K. Kamineni, and D. Deniz, "Finfet channel stress using tungsten contacts in raised epitaxial source and drain," Patent US8 975 142B2, March, 2015, assignee: GlobalFoundries Inc. Filed: April 25, 2013. Granted: March 10, 2015.
- [15] C. Auth, "45nm high-k + metal gate strain-enhanced CMOS transistors," 2008 IEEE Custom Integrated Circuits Conference, San Jose, CA, USA, 2008, pp. 379-386, doi: 10.1109/CICC.2008.4672101.
- [16] X. Ke, C. Jiang, S. Ji, Z. Zhao, B. Su, F. Li, C. Zheng, and H. Zhang, "Pitch Walking Simulation and Process Window Evaluation of Self Aligned Quadruple Patterning for Advanced Nodes," 2022 China Semiconductor Technology International Conference (CSTIC), Shanghai, China, 2022, pp. 1-3, doi: 10.1109/CSTIC55103.2022.9856861.
- [17] F. Teng et al., "Stress-Aware Performance Optimization in Gate-All-Around NSFET and Beyond," in *IEEE Transactions on Electron Devices*, vol. 72, no. 7, pp. 3379-3386, July 2025, doi: 10.1109/TED.2025.3569503.
- [18] P. Zhao et al., "Influence of stress induced CT local layout effect (LLE) on 14nm FinFET," 2017 Symposium on VLSI Technology, Kyoto, Japan, 2017, pp. T228-T229, doi: 10.23919/VLSIT.2017.7998182.

PDF Solutions® and CV® are registered trademarks of PDF Solutions, Inc. Other trademarks used herein are the property of their respective owners.